SA8320
High Speed Logic Analyzer
High Speed Logic Analyzer
SA8320 Logic Analyzer is an essential instrument in the data domain measuring, with 32 data acquisition channels, and 2 external clock channels, high sampling rate 1Hz~35MHz, and 256k bytes/channels memory depth. It is crucial for debugging, verifying, and optimizing digital systems, providing insights into the timing and logic state of digital signals.
Applications
Embedded Systems Development: Essential for debugging and optimizing microcontroller-based systems, ensuring correct logic states and timing.
Digital Circuit Design: Used in the design and verification of digital circuits, including FPGAs and ASICs, to ensure proper functionality.
Communication Systems: Crucial for analyzing and debugging digital communication protocols and interfaces.
Computer Hardware: Used in the development and testing of computer hardware components, such as CPUs, memory modules, and peripheral interfaces.
Automotive Electronics: Important for verifying the functionality and timing of automotive electronic control units (ECUs) and other digital systems.
32 data sampling channels, from 0 to 31
Trigger characteristics can be set, such as trigger bit, trigger compare word, etc.
6 independent adjustable gate voltages between -6 V and +6 V.
Waveform and data list two ways are available for acquiring data displaying, waveforms can be zoomed in or out.
| Input | ||
| Input Channel | 32 data sampling channels, 2 external clock channels | |
| Threshold Voltage | 6 independent and adjustable threshold voltages | |
| Adjustable Range: -6V ~ +6V | ||
| Resolution: 0.1V | ||
| Input Impedance | R ^ >100 kΩ, C ^ <8 pf | |
| Sample/Memory | ||
| Sampling Rate | Timing Rate | 1Hz ~ 100MHz (Period 10ns ~ 1s), Resolution: 10ns |
| State Rate | 1Hz ~ 35MHz | |
| Sampling Phase | rise edge, fall edge | |
| Memory Depth | 256k bytes / channel | |
| Trigger | ||
| Trigger Condition | 32 bits trigger level, 32 bits trigger comparand | |
| Event Count | 1 ~ 999 | |
| Memory Delay | 1~ 260000 sampling cycles | |
| Pattern Generator | ||
| Pattern Type | CH00 to CH15 are counters with adding 1, CH16 to CH29 are shift pulse CH30 to CH31 monitor external clk1 and clk2 | |
| Pattern Rate | Frequency: 1Hz ~ 50MHz(period 20ns ~ 1s) resolution:10ns | |
| General Characteristics | ||
| Power | AC220V(1±10%), 50Hz(1±5%), ≤10VA | |
| Display | 5.7' TFT LCD | |
| Dimension & Weight | 329×283×155mm, Approx. 4.3kg | |
